Lab for Automated Reasoning and Analysis LARA

Circuit-Based Synthesis from Regular Specifications

See the paper Synthesis for Unbounded Bitvector Arithmetic.

Until this page is updated, please contact Andrej Spielmann.

Related project: RegSy and Comfusy.

 
cisy.txt · Last modified: 2012/04/17 14:16 by vkuncak
 
© EPFL 2018 - Legal notice